

Fig. 1




Fig. 3




Fig. 4




Fig. 5

Offset	<=0	<=1	<=3	<=5	<=7	<=9	<=11	<=13	<=15
	0	1	2	3	4	5	6	7	8
Marker Bit #									

Fig. 6

50




Fig. 7

52




Fig. 8

FIG. 9

900






Fig. 9

50

Instruction
Byte #



Marker Bit
#



Branch ending
in bytes

450

52

Fig. 10




Fig. 11




Fig. 12




Fig. 13





Fig. 14



jcc	4	3	2	1	0	508
	end	0	0	size		
call						510
	end	0	1	size		
ret						512
	end	1	0	0	0	
C3						514
	end	1	even position			

Fig. 15




Fig. 16




Fig. 17




Fig. 18

From Prediction
Logic 220
From Cache 160




Fig. 19




Fig. 21




Fig. 22




Fig. 23




Fig. 24




Fig. 25




Fig. 26